## INTEGRATED CIRCUITS

# DATA SHEET

# 74LVT16652A

3.3V LVT 16-bit bus transceiver/ register (3-State)

Product specification Supersedes data of 1994 IC23 Data Handbook





## 3.3V 16-bit bus transceiver/register (3-State)

#### 74LVT16652A

#### **FEATURES**

- 16-bit bus interface
- 3-State buffers
- Output capability: +64mA/-32mA
- TTL input and output switching levels
- Input and output interface capability to systems at 5V supply
- Bus-hold data inputs eliminate the need for external pull-up resistors to hold unused inputs
- Live insertion/extraction permitted
- Power-up reset
- Power-up 3-State
- No bus current loading when output is tied to 5V bus
- Latch-up protection exceeds 500mA per JEDEC Std 17
- ESD protection exceeds 2000V per MIL STD 883 Method 3015 and 200V per Machine Model

#### **DESCRIPTION**

The 74LVT16652A is a high-performance BiCMOS product designed for V<sub>CC</sub> operation at 3.3V. The device can be used as two 8-bit transceivers or one 16-bit transceiver.

Complimentary output-enable (OEAB and OEBA) inputs are provided to control the transceiver functions. Select-control (SAB and SBA) inputs are provided to select whether real-time or stored data is transferred. A Low-input level selects real-time data, and a High input level selects stored data. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data.

Data on the A or B bus, or both, can be stored in the internal flip-flops by Low-to-High transitions at the appropriate clock (CPAB or CPBA) inputs regardless of the levels on the select-control or output-enable inputs. When SAB and SBA are in real-time transfer mode, it is possible to store data without using the internal D-type flip-flops by simultaneously enabling OEAB and OEBA. In this configuration, each output reinforces its input. Thus, when all other data sources to the two sets of bus lines are at high impedance, each set of bus lines remains at its last level configuration.


#### QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS T <sub>amb</sub> = 25°C	TYPICAL	UNIT
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay nAx to nBx or nBx to nAx	$C_L = 50pF;$ $V_{CC} = 3.3V$	1.9	ns
C <sub>IN</sub>	Input capacitance Control pins	V <sub>I</sub> = 0V or 3.0V	3	pF
C <sub>I/O</sub>	I/O pin capacitance	Outputs disabled; V <sub>I</sub> = 0V or 3.0V	9	pF
I <sub>CCZ</sub>	Total supply current	Outputs disabled; V <sub>CC</sub> = 3.6V	70	μΑ

#### ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	DWG NUMBER
56-Pin Plastic SSOP Type III	-40°C to +85°C	74LVT16652A DL	VT16652A DL	SOT371-1
56-Pin Plastic TSSOP Type II	-40°C to +85°C	74LVT16652A DGG	VT16652A DGG	SOT364-1


#### LOGIC SYMBOL (IEEE/IEC)




# 3.3V 16-bit bus transceiver/register (3-State)

## 74LVT16652A

#### **PIN CONFIGURATION**



#### **LOGIC SYMBOL**




#### **PIN DESCRIPTION**

PIN NUMBER	SYMBOL	NAME AND FUNCTION
2, 55, 27, 30	1CPAB, 1CPBA, 2CPAB, 2CPBA	Clock input A to B / Clock input B to A
3, 54, 26, 31	1SAB, 1SBA, 2SAB, 2SBA	Select input A to B / Select input B to A
5, 6, 8, 9, 10, 12, 13, 14 15, 16, 17, 19, 20, 21, 23, 24	1A0 – 1A7, 2A0 – 2A7	Data inputs/outputs (A side)
52, 51, 49, 48, 47, 45, 44, 43 42, 41, 40, 38, 37, 36, 34, 33	1B0 – 1B7, 2B0 – 2B7	Data inputs/outputs (B side)
1, 56, 28, 29	10EAB, 10EBA, 20EAB, 20EBA	Output enable inputs
4, 11, 18, 25, 32, 39, 46, 53	GND	Ground (0V)
7, 22, 35, 50	V <sub>CC</sub>	Positive supply voltage

# 3.3V 16-bit bus transceiver/register (3-State)

## 74LVT16652A

#### **LOGIC DIAGRAM**



#### **FUNCTION TABLE**

		INPUTS	3			DATA	A I/O	OPERATING MODE
nOEAB	nOEBA	nCPAB	nCPBA	nSAB	nSBA nAx		nBx	OPERATING MODE
L L	H H	H or L ↑	H or L ↑	X	X	Input	Input	Isolation Store A and B data
X H	H H	<b>↑</b>	H or L ↑	X **	X X	Input Unspecified output*		Store A, Hold B Store A in both registers
L L	X L	H or L ↑	<b>↑</b>	X	X **	Unspecified output*	Input	Hold A, Store B Store B in both registers
L L	L L	X X	X H or L	X X	L H	Output	Input	Real time B data to A bus Stored B data to A bus
H H	H H	X H or L	X X	L H	X X	Input	Output	Real time A data to B bus Store A data to B bus
Н	L	H or L	H or L	Н	Н	Output	Output	Stored A data to B bus Stored B data to A bus

H = High voltage level

L = Low voltage level

X = Don't care

= Low-to-High clock transition

The data output function may be enabled or disabled by various signals at the nOEBA and nOEAB inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every Low-to-High transition of the clock.


\*\* If both Select controls (nSAB and nSBA) are Low, then clocks can occur simultaneously. If either Select control is High, the clocks must be staggered in order to load both registers.

# 3.3V 16-bit bus transceiver/register (3-State)

### 74LVT16652A

The following examples demonstrate the four fundamental bus-management functions that can be performed with the 74LVT16652A. The select pins determine whether data is stored or

transferred through the device in real time. The output enable pins determine the direction of the data flow.



# 3.3V 16-bit bus transceiver/register (3-State)

74LVT16652A

#### ABSOLUTE MAXIMUM RATINGS1, 2

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V <sub>CC</sub>	DC supply voltage		-0.5 to +4.6	V
I <sub>IK</sub>	DC input diode current	V <sub>I</sub> < 0	-50	mA
VI	DC input voltage <sup>3</sup>		-0.5 to +7.0	V
I <sub>OK</sub>	DC output diode current $V_O < 0$		-50	mA
V <sub>OUT</sub>	DC output voltage <sup>3</sup>	Output in Off or High state	-0.5 to +7.0	V
	DC output current	Output in Low state	128	A
Гоит		Output in High state	-64	mA
T <sub>stg</sub>	Storage temperature range		-65 to +150	°C

#### NOTES:

#### RECOMMENDED OPERATING CONDITIONS

OVMDOL	DADAMETED	LIM	UNIT		
SYMBOL	PARAMETER	MIN	N MAX		
V <sub>CC</sub>	DC supply voltage	2.7	3.6	V	
VI	Input voltage	0	5.5	V	
V <sub>IH</sub>	High-level input voltage	2.0		V	
V <sub>IL</sub>	Input voltage		0.8	V	
I <sub>OH</sub>	High-level output current		-32	mA	
	Low-level output current		32	A	
l <sub>OL</sub>	Low-level output current; current duty cycle ≤ 50%; f ≥ 1kHz		64	mA	
Δt/Δν	Input transition rise or fall rate; Outputs enabled		10	ns/V	
T <sub>amb</sub>	Operating free-air temperature range	-40	+85	°C	

<sup>1.</sup> Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

<sup>2.</sup> The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C.

3. The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.

# 3.3V 16-bit bus transceiver/register (3-State)

### 74LVT16652A

#### DC ELECTRICAL CHARACTERISTICS

					LIMITS		
SYMBOL	PARAMETER	TEST CONDITIONS		Temp =	-40°C to	+85°C	UNIT
				MIN	TYP <sup>1</sup>	MAX	
V <sub>IK</sub>	Input clamp voltage	$V_{CC} = 2.7V; I_{IK} = -18mA$			-0.85	-1.2	V
		$V_{CC} = 2.7 \text{ to } 3.6 \text{V}; I_{OH} = -100 \mu\text{A}$	V <sub>CC</sub> -0.2	V <sub>CC</sub>			
$V_{OH}$	High-level output voltage	V <sub>CC</sub> = 2.7V; I <sub>OH</sub> = -8mA		2.4	2.5		V
		$V_{CC} = 3.0V; I_{OH} = -32mA$		2.0	2.3		
		V <sub>CC</sub> = 2.7V; I <sub>OL</sub> = 100μA			0.07	0.2	
		V <sub>CC</sub> = 2.7V; I <sub>OL</sub> = 24mA			0.3	0.5	
$V_{OL}$	Low-level output voltage	V <sub>CC</sub> = 3.0V; I <sub>OL</sub> = 16mA			0.25	0.4	V
		V <sub>CC</sub> = 3.0V; I <sub>OL</sub> = 32mA			0.3	0.5	
		V <sub>CC</sub> = 3.0V; I <sub>OL</sub> = 64mA		0.4	0.55		
V <sub>RST</sub>	Power-up output low voltage <sup>5</sup>	$V_{CC}$ = 3.6V; $I_O$ = 1mA; $V_I$ = GND or $V_{CC}$		0.11	0.55	V	
		$V_{CC} = 3.6V; V_I = V_{CC} \text{ or GND}$	Comtral mine		0.1	±1	
		V <sub>CC</sub> = 0 or 3.6V; V <sub>I</sub> = 5.5V	Control pins		0.1	10	μА
I <sub>I</sub>	Input leakage current	V <sub>CC</sub> = 3.6V; V <sub>I</sub> = 5.5V			0.1	20	
		$V_{CC} = 3.6V; V_I = V_{CC}$	I/O Data pins4		0.1	10	
		V <sub>CC</sub> = 3.6V; V <sub>I</sub> = 0	1		0.1	-5	
I <sub>OFF</sub>	Output off current	$V_{CC} = 0V$ ; $V_I$ or $V_O = 0$ to 4.5V			0.1	±100	μΑ
		V <sub>CC</sub> = 3V; V <sub>I</sub> = 0.8V		75	135		
$I_{HOLD}$	Bus Hold current A or B outputs <sup>7</sup>	V <sub>CC</sub> = 3V; V <sub>I</sub> = 2.0V		-75	-140		μΑ
	'	$V_{CC} = 0V \text{ to } 3.6V; V_{CC} = 3.6V$		±500			
I <sub>EX</sub>	Current into an output in the High state when V <sub>O</sub> > V <sub>CC</sub>	$V_O = 5.5V$ ; $V_{CC} = 3.0V$			45	125	μΑ
I <sub>PU/PD</sub>	Power up/down 3-State output current <sup>3</sup>	$V_{CC} \le 1.2V$ ; $V_O = 0.5V$ to $V_{CC}$ ; $V_I = GNE$ OE/OE = Don't care	or V <sub>CC</sub> ;		35	±100	μΑ
I <sub>CCH</sub>		$V_{CC} = 3.6V$ ; Outputs High, $V_I = GND$ or		0.07	0.12		
I <sub>CCL</sub>	Quiescent supply current	$V_{CC} = 3.6V$ ; Outputs Low, $V_I = GND$ or \	$I_{CC, I_O} = 0$		4.9	6	mA
I <sub>CCZ</sub>		$V_{CC} = 3.6V$ ; Outputs Disabled; $V_I = GNE$	O or $V_{CC}$ , $I_{O} = 0^{6}$		0.07	0.12	
$\Delta I_{CC}$	Additional supply current per input pin <sup>2</sup>	$V_{CC}$ = 3V to 3.6V; One input at $V_{CC}$ -0.6V Other inputs at $V_{CC}$ or GND	V,		0.1	0.2	mA

#### NOTES:

- All typical values are at V<sub>CC</sub> = 3.3V and T<sub>amb</sub> = 25°C.
   This is the increase in supply current for each input at the specified voltage level other than V<sub>CC</sub> or GND
   This parameter is valid for any V<sub>CC</sub> between 0V and 1.2V with a transition time of up to 10msec. From V<sub>CC</sub> = 1.2V to V<sub>CC</sub> = 3.3V ± 0.3V a transition time of 100µsec is permitted. This parameter is valid for T<sub>amb</sub> = 25°C only.
   Unused pins at V<sub>CC</sub> or GND.
- 5. For valid test results, data must not be loaded into the flip-flops (or latches) after applying power.
- 6. I<sub>CCZ</sub> is measured with outputs pulled to V<sub>CC</sub> or GND.
  7. This is the bus hold overdrive current required to force the input to the opposite logic state.

# 3.3V 16-bit bus transceiver/register (3-State)

### 74LVT16652A

#### **AC CHARACTERISTICS**

GND = 0V,  $t_R$  =  $t_F$  = 2.5ns,  $C_L$  = 50pF,  $R_L$  = 500 $\Omega$ ;  $T_{amb}$  = -40°C to +85°C.

				LI	MITS		
SYMBOL	PARAMETER	WAVEFORM	Vo	$_{\rm CC}$ = 3.3V $\pm$ 0.	3V	V <sub>CC</sub> = 2.7V	UNIT
			MIN	TYP <sup>1</sup>	MAX	MAX	1
f <sub>MAX</sub>	Maximum clock frequency	1	150	180			MHz
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay nAx to nBx or nBx to nAx	2	0.5 0.5	1.9 1.9	3.7 3.7	4.0 4.0	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay nCPAB to nBx or nCPBA to nAx	1	1.5 1.5	2.7 2.4	4.5 4.5	4.9 4.9	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay nSAB to nBx or nSBA to nAx	3	1.0 1.0	2.3 2.8	4.8 4.8	5.4 5.4	ns
t <sub>PZH</sub> t <sub>PZL</sub>	Output enable time nOEBA to nAx	5 6	1.0 1.0	2.7 2.5	4.6 4.6	5.0 5.0	ns
t <sub>PHZ</sub> t <sub>PLZ</sub>	Output disable time nOEBA to nAx	5 6	1.5 1.5	3.9 2.9	4.9 4.9	4.8 4.6	ns
t <sub>PZH</sub> t <sub>PZL</sub>	Output enable time nOEAB to nBx	5 6	1.0 1.0	2.9 2.7	4.6 4.6	5.0 5.0	ns
t <sub>PHZ</sub> t <sub>PLZ</sub>	Output disable time nOEAB to nBx	5 6	1.5 1.5	3.1 2.8	4.9 4.9	5.2 4.6	ns

#### NOTE:

#### **AC SETUP REQUIREMENTS**


GND = 0V,  $t_R$  = 2.5ns,  $t_F$  = 2.5ns,  $C_L$  = 50pF,  $R_L$  = 500 $\Omega$ ,  $T_{amb}$  = -40 °C to +85 °C

				LIMITS		
SYMBOL	PARAMETER	WAVEFORM	V <sub>CC</sub> = 3.	3V ±0.3V	V <sub>CC</sub> = 2.7V	UNIT
			MIN	TYP	MIN	
t <sub>S</sub> (H) t <sub>S</sub> (L)	Setup time 1 nAx to nCPAB, nBx to nCPBA	4	1.0 1.9	0.6 0.5	1.1 2.4	ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold time 1 nAx to nCPAB, nBx to nCPBA	4	1.0 1.0	0.4 0.5	1.0 1.0	ns
t <sub>w</sub> (H) t <sub>w</sub> (L)	Pulse width, High or Low nCPAB or nCPBA	1	2.6 2.8	2.2 2.4	2.6 2.8	ns


#### NOTE:

#### **AC WAVEFORMS**

 $V_M$  = 1.5V,  $V_{IN}$  = GND to 3.0V



Waveform 1. Propagation Delay, Clock Input to Output, Clock Pulse Width, and Maximum Clock Frequency




Waveform 2. Propagation Delay, nAx to nBx or nBx to nAx

<sup>1.</sup> All typical values are at  $V_{CC}$  = 3.3V and  $T_{amb}$  = 25°C.


<sup>1.</sup> This data sheet limit may vary among suppliers.

## 3.3V 16-bit bus transceiver/register (3-State)


## 74LVT16652A




Waveform 3. Propagation Delay, SBA to nAx or SAB to nBx



Waveform 4. Data Setup and Hold Times



Waveform 5. 3-State Output Enable Time to High Level and Output Disable Time from High Level




Waveform 6. 3-State Output Enable Time to Low Level and Output Disable Time from Low Level

#### **TEST CIRCUIT AND WAVEFORMS**

6V

open



#### **DEFINITIONS**

t<sub>PLZ</sub>/t<sub>PZL</sub>

 $t_{PLH}/t_{PHL}$ 

R<sub>L</sub> = Load resistor; see AC CHARACTERISTICS for value.

 $C_L = Load$  capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 $R_T$  = Termination resistance should be equal to  $Z_{OUT}$  of pulse generators.

FAMILY	IN	INPUT PULSE REQUIREMENTS									
FAMILI	Amplitude	Rep. Rate	t <sub>W</sub>	$t_{R}$	t <sub>F</sub>						
74LVT16	2.7V	≤10MHz	500ns	≤2.5ns	≤2.5ns						


SW00003

# 3.3V LVT 16-bit bus transceiver and registers (3-State)

74LVT16652A

#### SSOP56: plastic shrink small outline package; 56 leads; body width 7.5 mm

SOT371-1



UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	bp	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	HE	L	Lp	Q	v	w	у	Z <sup>(1)</sup>	θ
mm	2.8	0.4 0.2	2.35 2.20	0.25	0.3 0.2	0.22 0.13	18.55 18.30	7.6 7.4	0.635	10.4 10.1	1.4	1.0 0.6	1.2 1.0	0.25	0.18	0.1	0.85 0.40	8° 0°

#### Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE		REFER	RENCES	EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE	
SOT371-1		MO-118AB			<del>93-11-02</del> 95-02-04	

# 3.3V LVT 16-bit bus transceiver and registers (3-State)

74LVT16652A

### TSSOP56: plastic thin shrink small outline package; 56 leads; body width 6.1mm

SOT364-1



## DIMENSIONS (mm are the original dimensions).

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	bp	С	D <sup>(1)</sup>	E <sup>(2)</sup>	е	HE	L	Lp	Q	v	w	у	z	θ
mm	1.2	0.15 0.05	1.05 0.85	0.25	0.28 0.17	0.2 0.1	14.1 13.9	6.2 6.0	0.5	8.3 7.9	1.0	0.8 0.4	0.50 0.35	0.25	0.08	0.1	0.5 0.1	8° 0°

#### Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ		PROJECTION	1330E DATE
SOT364-1		MO-153EE				<del>-93-02-03</del> 95-02-10

# 3.3V LVT 16-bit bus transceiver and registers (3-State)

74LVT16652A

#### Data sheet status

Data sheet status	Product status	Definition [1]
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make chages at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

<sup>[1]</sup> Please consult the most recently issued datasheet before initiating or completing a design.

#### **Definitions**

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Application information** — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### **Disclaimers**

**Life support** — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A.

print code Date of release: 05-96

Document order number: 9397-750-03561

Let's make things better.

Philips Semiconductors



